Device miniaturization requires reduction of the thermal budget in the annealing process for ultra-shallow junction and ultra-thin gate oxide. Recently, spike anneal technology has considerably reduced the time of the heating cycle. In heating the substrate above 1000C, however, the total time of ramp-up and ramp-down takes l0 sec or above.
In order to minimize the heating cycle, we newly developed a flash lamp anneal (FLA) technology. FLA was able to reduce the heating cycle within the millisecond range and was successfully applied to activation process by combining appropriate assist heating. In this paper, we first report fundamental results on electrical activation of impurities by using FLA technology"
2. Experimental Figure 1 shows the fundamental configuration of FLA It was found that the lower sheet resistance was obtained at the higher assist temperatures for the lower radiant energy density and for the higher radiant energy density at the lower assist temperatures. That is, the incident radiant en, ergy density required for activation depends on the assist temperature. Slip generated at above 43 Jlcmz of radiant energy in the case of assist temperature of 4mC as shown in Fig. 3(a) due to the increase in thermal strain. On the other hand, Sheet resistance abruptly decreases with assist temperature. Therefore, the appropriate combination of the assist temperature and the radiant energy is necessary for activating implanted impurities. files with the high peak concentrations above lGrcm-3. This suggests that FLA technology has the possibility of creating the super-shallow junction below 20 nm under the optimum conditions. Figure 5 shows SIMS depth profiles of In in (100)Si substrate before and after annealing. The implant condition is l50keV 1 X l0t3cm-2. The conventional furnace annealing and RTA resulted in decrease of the peak concentrations and considerable diffusion of the dopants with increasing temperature.
On the other hand, the profile for FLA is 
